`timescale 1ns / 1ps

module single_module(
    input clk,
    input rst,
    output valid
);

assign valid = ~rst;

endmodule
